JACoW logo

Joint Accelerator Conferences Website

The Joint Accelerator Conferences Website (JACoW) is an international collaboration that publishes the proceedings of accelerator conferences held around the world.

BiBTeX citation export for MOPHA106: FGC3.2: A New Generation of Embedded Controls Computer for Power Converters at CERN

  author       = {S.T. Page and C. Ghabrous Larrea and Q. King and B. Todd and S. Uznanski and D.J. Zielinski},
  title        = {{FGC3.2: A New Generation of Embedded Controls Computer for Power Converters at CERN}},
  booktitle    = {Proc. ICALEPCS'19},
  pages        = {468--472},
  paper        = {MOPHA106},
  language     = {english},
  keywords     = {controls, software, embedded, Linux, hardware},
  venue        = {New York, NY, USA},
  series       = {International Conference on Accelerator and Large Experimental Physics Control Systems},
  number       = {17},
  publisher    = {JACoW Publishing, Geneva, Switzerland},
  month        = {08},
  year         = {2020},
  issn         = {2226-0358},
  isbn         = {978-3-95450-209-7},
  doi          = {10.18429/JACoW-ICALEPCS2019-MOPHA106},
  url          = {https://jacow.org/icalepcs2019/papers/mopha106.pdf},
  note         = {https://doi.org/10.18429/JACoW-ICALEPCS2019-MOPHA106},
  abstract     = {Modern power converters (power supplies) at CERN are controlled by devices known as Function Generator/Controllers (FGCs), which are embedded computer systems providing function generation, current and field regulation, and state control. FGCs were originally conceived for the LHC in the early 2000s, though later generations are now increasingly being deployed in the accelerators in the LHC Injector Chain (Linac4, Booster, Proton Synchrotron and SPS) to replace obsolete equipment. A new generation of FGC known as the FGC3.2 is currently in development, which will provide for the evolving needs of the CERN accelerator complex and additionally be supplied to other HEP laboratories through CERN’s Knowledge and Technology Transfer program. This paper describes the evolution of FGCs, summarizes tests performed to evaluate candidate components for the FGC3.2 and details the final hardware and software architectures which were chosen. The new controller will make use of a multi-core ARM-based system-on-chip (SoC) running an embedded Linux operating system in contrast to earlier generations which combined a microcontroller and DSP with software running on ’bare metal’.},