|WEPHA103||Backward Compatible Update of the Timing System of WEST||1338|
Between 2013 and 2016, the tokamak Tore Supra in operation at Cadarache (CEA-France) since 1988 underwent a major upgrade following which it was renamed WEST (Tungsten [W] Environment in Steady state Tokamak). The synchronization system however was not upgraded since 1999*. At the time, a robust design was achieved based on AMD’s TAXI chip**: clock and events are distributed from a central emitter over a star shaped network of simplex optical links to electronic crates around the tokamak. Unfortunately, spare boards were not produced in sufficient quantities and the TAXI is obsolete. In fact, multigigabit serial communication standards question the future availability of any such low rate SerDeses. Designing replacement boards provides an opportunity for a new CDR solution and extended functionalities (loss-of-lock detection, latency monitoring). Backward compatibility is a major constraint given the lack of resources for a full upgrade. We will first describe the current state of the timing network of WEST, then the implementation of a custom CDR in full firmware, using the IOSerDeses of Xilinx FPGAs and will finally provide preliminary results on development boards.
*"Upgrade of the timing system for Tore Supra long pulses", D. Moulin et al. IEEE RealTime Conference 1999
|DOI •||reference for this paper ※ https://doi.org/10.18429/JACoW-ICALEPCS2019-WEPHA103|
|About •||paper received ※ 30 September 2019 paper accepted ※ 03 October 2020 issue date ※ 30 August 2020|
|Export •||reference for this paper using ※ BibTeX, ※ LaTeX, ※ Text/Word, ※ RIS, ※ EndNote (xml)|